|
|
|
| 5616552262 |
|
|
SHOPPING CART |
|
|
Items # |
Qty |
|
|
Total :
0.00
|
|
|
|
Item Profile
| |
|
Cpu - Processors
Intel Processors
Cpu - Intel Pentium 4 478-Pin
INTEL P4 2.53 S478 (OEM) 533MHZ 512K
|
Item Code |
:CPU1492 |
Price
|
:$ 19.99
|
Weight |
:0.5 |
Category |
:
CPU - INTEL PENTIUM 4 478-PIN
|
Pricelist |
:False
|
|
|
INTEL P4 2.53 S478 (OEM) 533MHZ 512K
FEATURES- Pentium 4 CPU- 2.53 GHz OEM
533MHz FSB, 512 KB cache and .13 micron die size.
Uses the Socket 478 FC-PGA2 (Flip Chip-Pin Grid Array) connector and
requires a 850 chipset motherboard.
The Intel® Pentium® 4 processor is the next evolutionary step for
desktop processor technology. Based on Intel® NetBurst™ micro-
architecture, the Pentium 4 processor offers higher-performance
processing than ever before. Built with Intel's 0.13-micron
technology, the Pentium 4 processor delivers significant performance
gains for use in home computing, business solutions and all your
processing needs.
* The hyper-pipelined technology of the Intel NetBurst microarchitecture
doubles the pipeline depth compared to the P6 microarchitecture used on
today's Pentium III processors. One of the key pipelines, the branch
prediction/recovery pipeline, is implemented in 20 stages in the Intel
NetBurst microarchitecture, compared to 10 stages in the P6 micro-
architecture. This technology significantly increases the performance,
frequency, and scalability of the processor.
* The Pentium 4 processor's 533-MHz system bus supports Intel's highest
performance desktop processor by delivering 4.2 GB of data-per-second
into and out of the processor. This is accomplished through a physical
signaling scheme of quad pumping the data transfers over a 133-MHz
clocked system bus and a buffering scheme allowing for sustained 533-MHz
data transfers.
* In addition to the 8-KB data cache, the Pentium 4 processor includes an
Execution Trace Cache that stores up to 12-K decoded micro-ops in the
order of program execution. This increases performance by removing the
decoder from the main execution loop and makes more efficient usage of
the cache storage space since instructions that are branched around are
not stored. The result is a means to deliver a high volume of
instructions to the processor's execution units and a reduction in the
overall time required to recover from branches that have been mis-
predicted.
* Two Arithmetic Logic Units (ALUs) on the Pentium 4 processor are clocked
at twice the core processor frequency. This allows basic integer
instructions such as Add, Subtract, Logical AND, Logical OR, etc. to
execute in one-half a clock cycle. For example, the Rapid Execution
Engine on a 2.53 GHz Pentium 4 processor runs at 5.1 GHz.
* 512-KB L2 Advanced Transfer Cache (ATC). The Level 2 ATC delivers a much
higher data throughput channel between the Level 2 cache and the
processor core. The Advanced Transfer Cache consists of a 256-bit
(32-byte) interface that transfers data on each core clock. As a result,
the Pentium 4 processor at 2.53 GHz can deliver a data transfer rate of
81 GB/s. This compares to a transfer rate of 16 GB/s on the Pentium III
processor at 1 GHz. Features of the ATC include:
- Non-Blocking, full speed, on-die level 2 cache
- 8-way set associativity
- 256-bit data bus to the level 2 cache
- Data clocked into and out of the cache every clock cycle
* The Advance Dynamic Execution engine is a very deep, out-of-order
speculative execution engine that keeps the execution units executing
instructions. The Pentium 4 processor can also view 126 instructions in
flight and handle up to 48 loads and 24 stores in the pipeline. It also
includes an enhanced branch prediction algorithm that has the net effect
of reducing the number of branch mis-predictions by about 33% over the
P6 generation processor's branch prediction capability. It does this by
implementing a 4-KB branch target buffer that stores more detail on the
history of past branches, as well as by implementing a more advanced
branch prediction algorithm.
* The Pentium 4 processor expands the floating-point registers to a full
128-bit and adds an additional register for data movement which improves
performance on both floating-point and multimedia applications.
* With the introduction of SSE2, the Intel NetBurst microarchitecture now
extends the SIMD capabilities that MMX technology and SSE technology
delivered by adding 144 instructions. These instructions include 128-bit
SIMD integer arithmetic and 128-bit SIMD double-precision floating-point
operations. These instructions reduce the overall number of instructions
required to execute a particular program task and as a result can
contribute to an overall performance increase. They accelerate a broad
range of applications, including video, speech, and image, photo
processing, encryption, financial, engineering and scientific
applications.
* Data Prefetch Logic is functionality that anticipates the data needed by
an application and pre-loads it into the Advanced Transfer Cache, further
increasing processor and application performance.
|
To see a printable version of this Item
Click here.
|
|
|
|
|
| |